

CLAIMS

What is claimed is:

- 1 1. A method comprising:
2 receiving a request to read a modified cache line at a responding node of a shared
3 memory multiprocessor architecture from a requesting node of the shared
4 memory multiprocessor architecture;
5 transmitting a response to the request by substantially simultaneously instructing a
6 switch coupled to the responding node, the requesting node and a home
7 node, to update a memory at the home node with data read from the
8 modified cache line and provide an answer to the requesting node, wherein
9 the home node is different from the responding node.
- 1 2. The method of claim 1, wherein the answer includes a copy of the data read from
2 the modified cache line.
- 1 3. The method of claim 1, wherein the response further provides information
2 regarding a state transition of the modified cache line.
- 1 4. The method of claim 3, wherein the information regarding a state transition
2 indicates whether the modified cache line is transitioning from a modified state to
3 an invalid state or from a modified state to a shared state.
- 1 5. The method of claim 1, further comprising updating the memory at the home
2 node.

1 6. The method of claim 5, further comprising providing a completion response to the
2 requesting node.

1 7. The method of claim 3, wherein the status indicates a cache coherence protocol
2 type used by the responding node.

1 8. A shared memory multiprocessor system comprising:
2 a plurality of node controllers and a switch coupled to each of the plurality
3 of node controllers configured to
4 transmit a read request regarding a modified cache line from a first node
5 controller of the plurality of node controllers through the switch to a second node
6 controller of the plurality of node controllers, wherein the second node controller
7 is distinct from the first node controller; and
8 in response to receiving the read request regarding the modified cache
9 line, the second node controller instructs the switch to update a home memory
10 residing exclusively on a third node controller of the plurality of node controllers.

1 9. The shared memory multiprocessor system of claim 8 wherein the switch
2 maintains a presence vector.

1 10. The shared memory multiprocessor system of claim 9 wherein the presence vector
2 maintains a status of a cache line for each participating node controller of the
3 plurality of node controllers.

1 11. The shared memory multiprocessor system of claim 10 wherein the presence
2 vector indicates if the cache line for each corresponding participating node
3 controller contains a copy of a contents stored in the home memory.

1 18. The machine-readable medium of claim 17, wherein the status indicates whether
2 the cache line is transitioning from a modified state to an invalid state or from a
3 modified state to a shared state.

1 19. The machine-readable medium of claim 15, wherein the sequence of instructions
2 further causes the processor to update the memory at the home node.

1 20. The machine-readable medium of claim 19, wherein the sequence of instructions
2 further causes the processor to provide a completion response to the requesting
3 node.

1 21. The machine-readable medium of claim 17, wherein the status indicates a cache
2 coherence protocol type used by the responding node.